Blog

Lam Research has been an etch leader for decades, including by pioneering technology in cryo etch.

On how to reduce transistor capacitance at the 5nm node using a source/drain contact recess.

Explore the critical role of semiconductor innovation in the AI revolution with our in-depth white paper, highlighting the transformative effects of AI and the future of chiplet-based solutions.

Abstract As conventional DRAM devices continue to shrink, increases in parasitic capacitance at smaller dimensions can negatively impact device performance.