| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
| Su | Mo | Tu | We | Th | Fr | Sa |
|---|---|---|---|---|---|---|
-
|Oct 7, 2025|Fabtex™ Yield Optimizer is a new Semiverse® Solutions product designed to improve yield and reduce process variability in high-volume semiconductor manufacturing.
-
|Oct 2, 2025|A critical step toward enabling the next wave of advanced packaging
-
|Sep 30, 2025|Virtual twins and process modeling speed up semiconductor development by simulating and optimizing designs before fabrication. This case study shows how to address etch uniformity issues from etch loading in slit patterns, enabling faster, more precise process optimization.
-
|Sep 24, 2025|Lam Research offers a range of advanced tools and technologies designed to support semiconductor manufacturing, focusing on precision, innovation, and improving chip production processes. These solutions include etch and deposition systems, process control tools, and software products aimed at next-generation device fabrication.
-
|Sep 18, 2025|Advanced packaging is a critical technology driving the performance, efficiency, and form factor improvements of AI chips, enabling the ongoing AI revolution.
-
|Sep 11, 2025|HBM's 3D stacked architecture delivers 16x higher bandwidth than traditional memory. Lam Research leads the industry in HBM manufacturing equipment
-
|Sep 9, 2025|TEOS 3D delivers high-quality, void-free thick dielectric film deposition for advanced packaging. Its proprietary clamping technology handles challenging high-bow wafers.
-
|Sep 4, 2025|Advanced packaging makes it possible to manufacture higher performing, next-gen chips. Read about what makes advanced packaging different from traditional chip packaging methods today.
-
|Aug 29, 2025|Hybrid metallization using Mo is a promising alternative to conventional copper dual damascene.
-
|Aug 5, 2025|Lam Research is addressing critical challenges in the U.S. semiconductor industry by partnering with universities to enhance semiconductor engineering education through Semiverse® Solutions.
-
|Jul 31, 2025|Explore what a semiconductor node really means in today’s chipmaking world. Learn how node sizes have evolved and why they matter for performance, efficiency, and innovation.
-
|Jul 29, 2025|Higher memory densities can be achieved with 3D NAND by increasing the number of metal and oxide layers. We looked at how to avoid tier bending and collapse that can accompany increasing layers using SEMulator3D.
-
|Jul 10, 2025|Advanced patterning techniques are essential for manufacturing next-generation semiconductor chips with extremely small and precise features, enabling higher performance, greater functionality, and improved cost efficiency in logic, DRAM, and NAND devices.
-
|Jul 1, 2025|Gowri explains the challenges faced by chipmakers as they turn to 3D structures for logic, memory, and storage to continue Moore’s Law.
-
|Jun 26, 2025|Dextro™ revolutionizes fab maintenance with sub-micron precision and AI-driven capabilities
-
|Jun 2, 2025|Tiny changes in critical dimension, gate height, and similar features of advanced logic devices, such as FinFET SRAM, can affect yield. Through virtual experiments using the SEMulator3D® platform, the Semiverse Solutions team discusses how material stress and mechanical deformation resulting from these changes can be managed to enhance device performance.
-
|May 6, 2025|AI’s evolution could be thwarted by electrical resistance in 3D architectures. Molybdenum, a breakthrough material, reduces resistance, improves performance.
-
|Apr 30, 2025|Ion Beam Etch (IBE) is a promising technology for extreme ultraviolet (EUV) lithography by significantly improving line edge roughness (LER) and line width roughness (LWR).
-
|Apr 21, 2025|A microchip (also known as a “chip” or “integrated circuit” [IC]) is a chunk of semiconducting material embedded with billions of transistors.
-
|Apr 14, 2025|The semiconductor industry is transitioning from tungsten to molybdenum (Mo) to meet the demands of the AI era Mo’s lower resistivity and lack of barrier layer enable scalability while...
-
|Apr 9, 2025|Lam Research has been honored with the prestigious 2025 Edison Gold Award for Innovation in Production Processes, recognizing its Cryo™ 3.0 cryogenic etch technology.
-
|Apr 2, 2025|Lam's Semiverse Solutions team explores the innovative approach of backside power delivery networks (BSPDNs) in semiconductor technology.
-
|Mar 26, 2025|The Semi 101 series is a beginner’s guide to understanding microchips and the semiconductor industry – from components to processes and everything in between. This guide is updated regularly.
-
|Mar 17, 2025|Lam engineers worked with a customer to develop a short-term solution that has the potential to reduce the use of high GWP gases like NF3 that is also relatively easy to implement and doesn’t jeopardize the quality of the production.
-
|Feb 27, 2025|DWMG structures can help improve DRAM by reducing energy waste. These structures fix a known flaw called “gate-induced drain leakage” (GIDL).
