Su | Mo | Tu | We | Th | Fr | Sa |
---|---|---|---|---|---|---|
Su | Mo | Tu | We | Th | Fr | Sa |
---|---|---|---|---|---|---|
- |Aug 8, 2024|
“Scaling to 1000-Layer 3D NAND in the AI Era" is a pivotal white paper written by Counterpoint Research and sponsored by Lam Research.
- |Aug 7, 2024|
Discover how Lam Research is achieving unprecedented storage capacities and speeds with their 1,000-layer 3D NAND chips.
- |Aug 1, 2024|
Driving the news: Today, Lam Research received the Coat of Arms from Günther Albel, the Mayor of Villach, Austria, in recognition of our over 30-year presence in the city and our contributions to...
- |Jul 31, 2024|
Lam Cryo™ 3.0 builds on 20 years of pioneering memory etch technology and five years of production proven cryogenic etch technologies. The tool overcomes manufacturing challenges in scaling 3D NAND vertically, laterally, and logically.
- |Jul 23, 2024|
Lam Research has been an etch leader for decades, including by pioneering technology in cryo etch.
- |Jul 16, 2024|
On how to reduce transistor capacitance at the 5nm node using a source/drain contact recess.
- |Jun 27, 2024|
Lam Research published our latest Environmental, Social, and Governance report The report focuses on energy savings across our operations, products, and supply chain This story is part of our 2023...
- |Jun 24, 2024|
Explore the critical role of semiconductor innovation in the AI revolution with our in-depth white paper, highlighting the transformative effects of AI and the future of chiplet-based solutions.
- |Jun 21, 2024|
Explore key factors that drive grand discoveries at Lam, as revealed by a top innovator Samantha Tan's visionary approach balances high-risk research with profitable outcomes Samantha Tan, Lam...
- |Jun 20, 2024|
Abstract As conventional DRAM devices continue to shrink, increases in parasitic capacitance at smaller dimensions can negatively impact device performance.